03-09-00

A

Please type a plus sign (+) inside this box → [+]

UTILITY PATENT APPLICATION TRANSMITTAL
(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No.	EFIM0252
First Inventor or Application Identifier	Voges et al.
Title	TCL_PLI, a Framework for Reusable, Run Time ...
Express Mail Label No.	EL441831848US

APPLICATION ELEMENTS
See MPEP chapter 600 concerning utility patent application contents.

1. [X] * Fee Transmittal Form *(e.g., PTO/SB/17)* (Submit an original and a duplicate for fee processing)

2. [X] Specification [Total Pages 35] (preferred arrangement set forth below)
- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings *(if filed)*
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. [X] Drawing(s) *(35 U.S.C. 113)* [Total Sheets 1]

4. Oath or Declaration [Total Pages 2]
- a. [ ] Newly executed (original or copy)
- b. [ ] Copy from a prior application (37 C.F.R. § 1.63(d)) *(for continuation/divisional with Box 16 completed)*
  - i. [ ] DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231

5. [ ] Microfiche Computer Program *(Appendix)*

6. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
- a. [ ] Computer Readable Copy
- b. [ ] Paper Copy (identical to computer copy)
- c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. [ ] Assignment Papers (cover sheet & document(s))

8. [ ] 37 C.F.R.§3.73(b) Statement *(when there is an assignee)* [ ] Power of Attorney

9. [ ] English Translation Document *(if applicable)*

10. [ ] Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations

11. [ ] Preliminary Amendment

12. [X] Return Receipt Postcard (MPEP 503) *(Should be specifically itemized)*

13. [ ] * Small Entity Statement(s) (PTO/SB/09-12) [ ] Statement filed in prior application, Status still proper and desired

14. [ ] Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

15. [ ] Other: ....

16. **If a CONTINUING APPLICATION**, *check appropriate box, and supply the requisite information below and in a preliminary amendment:*
[ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No: _____/_____
Prior application information: Examiner _____ Group / Art Unit: _____
For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation **can only** be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

[X] Customer Number or Bar Code Label | 22862 (Insert Customer No. or Attach bar code label here) | or [ ] Correspondence address below

Name	
Address	
City	
State	Zip Code
Country	Telephone	Fax

Name (Print/Type)	Michael A. Glenn	Registration No. (Attorney/Agent)	30,176
Signature		Date	3/7/00

TCL_PLI, a Framework for Reusable, Run Time Configurable Test Benches

5

BACKGROUND OF THE INVENTION

TECHNICAL FIELD

The invention relates to application specific integrated circuits (ASICs). More
10 particularly, the invention relates to a framework for reusable, run time
configurable test benches for the verification of ASIC designs.

DESCRIPTION OF THE PRIOR ART

15 As ASIC complexity keeps increasing, the time spent in design and maintenance
of test benches has grown to become a disproportionately large part of the total
design effort. In an ASIC verification engine, such as provided by Verilog, test
benches have become slow to compile and cumbersome to maintain.

20 The traditional approach to test bench development and ASIC verification is to
write a single test bench that contains a number of tasks that exercise different
aspects of the designs. Team members add new tasks as the verification effort
continues, and tests are run by calling different sets of tasks in different order,
depending on the functionality being tested.

25

One problem with this approach is that the test bench must be recompiled for
every new simulation. Even though compiled simulators offer features such as
incremental compilation, in which only the code that changed is recompiled, this
still means that a lot of time is spent compiling test benches.

30

Initial efforts to reduce this problem involved using configuration files. In this
approach, one tries to make the test bench code to be all things to all people.
Test benches typically contain complicated case statements and if-then-else

1

sequences. These are controlled by parameters that are read from a text configuration file when the simulation is launched.

5

This approach eliminates the need to recompile test benches repeatedly, but introduces an even worse problem, *i.e.* test benches become extremely complicated, very difficult to maintain, and very application specific. Often, when new functionality is added to a test bench, it has side effects that cause other tests to break. At the end of the project, one has a test bench that very few people understand, and that is so convoluted that there is no possibility of reuse.

10

It would be advantageous to provide an approach to ASIC verification in which test benches do not become extremely complicated, very difficult to maintain, or very application specific. It would be of additional advantage in such approach if, when new functionality is added to a test bench, it does not introduce side effects that cause other tests to break. Further, at the end of the project, one should have a test bench that anyone can understand, and that is not so convoluted that there is no possibility of reuse.

15

SUMMARY OF THE INVENTION

20

A scripting approach to managing the test bench complexity issue is provided. Partitioning the functionality of a test bench between Verilog and a scripting language allows for a significant reduction in compile times during ASIC verification. If done correctly, partitioning also offers great potential for re-use of test bench components.

25

The Tcl language was chosen as a basis for implementing a library of PLI routines that allow fully customizable interpreters to be instantiated in Verilog test benches. This library allows multiple Tcl interpreters to be instantiated in a Verilog simulation. The Tcl interpreters can interact with the simulation and cause tasks to be executed in the Verilog simulation.

30

2

It has been found the TCL_PLI library is extremely valuable in speeding up verification efforts on multi-million gate ASICs.

BRIEF DESCRIPTION OF THE DRAWINGS

5

Figure 1 is a block schematic diagram that illustrates the required interaction between the Verilog simulation and a Tcl interpreter according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

10

The invention provides a solution to the problem of providing a reusable test bench for ASIC design verification by making the configuration files more powerful, so that some of the complexity that is coded in Verilog is shifted over to something that is evaluated at run time. In essence, a scripting language is provided that interacts with the simulation.

15

With this approach, one can design a simple test bench which contains a number of tasks that handle low level interaction with the device under test. If these tasks are called from a scripting language, one can develop different verification scripts; each test tailored to verifying a specific aspect of the design.

20

A key difference from the prior art configuration file approach is that the intelligence that determines the ordering of events is moved from Verilog to a script file that is interpreted at run time. Different people can use the same test bench to test a design in completely different ways. They have the benefit of significantly reduced need for recompilation, and different people on the verification team can be completely insulated from one another. Each person can develop their own verification script, and changes to that script only affect their own simulations.

25

Tcl as a choice of scripting language

The initial approach taken was to extend the configuration files that were already in use to handle simple conditional and looping constructs, and to extend the PLI routines that were in use to process these configuration files to become a simple

5   interpreter.

It was decided to investigate the feasibility of using Tcl as a scripting language (see J. Ousterhout, Tcl and the Tk Toolkit, p. xvii, Addison-Wesley, (1994)). This turned out to be a very good idea. After many attempts to write custom

10   interpreters for various tools, it was decided to write the ultimate, reusable and embeddable interpreter. Tcl appeared to have all the characteristics that are necessary to implement the invention, i.e. it was already developed, it was free, it was easily extendable, and it was easy to embed in an application.

The obstacle

15   There was a problem to overcome:

The Verilog language is extended through function calls. If a user needs new functionality, it is implemented in C, and the PLI API is used to make it available as a new function that can be called from Verilog. Tcl is also extended through

20   function calls, but new functionality is implemented in another compiled language (typically C) and is linked into Tcl as a new Tcl function.

A system was implemented in which the Verilog simulation starts up a Tcl interpreter and instructs it to run a script. This implied a PLI function call. At

25   some point the Tcl interpreter encounters a function that is mapped to a certain Verilog task. It then must pass control back to Verilog so that the task could be executed. This implies that the PLI call that invokes the interpreter must return,

leaving the problem of how to resume execution of the Tcl script after executing the Verilog task.

5   In addition to extending the functionality of configuration files through the use of a scripting language, it was necessary to invent a system through which one could pass control between Verilog and Tcl, through function calls on either side. In this way, the Verilog code controls when Tcl interpreters are invoked, but the Tcl interpreters cause Verilog tasks to be executed (implying that a PLI call needs to return), while retaining the state of the Tcl interpreter so that it could resume

10   execution of the Tcl script after the Verilog task completed.

The solution

The preferred embodiment of the invention solves this problem by implementing a simple client-server model, in which the Tcl server runs on a separate thread

15   from the Verilog simulation. Figure 1 is a block schematic diagram that illustrates the required interaction between the Verilog simulation 10 and a Tcl interpreter 20. Synchronization between the Verilog simulation and the Tcl server is performed via a set of semaphores. This allows control to be passed freely between Verilog and Tcl. The Verilog code determines when Tcl interpreters are

20   invoked and Tcl interpreters can randomly cause Verilog tasks to be executed. Thus, a PLI function call executes a Td script (100), a C function call executes a Verilog task (110), and a PLI function call resumes script execution (120).

The TCL_PLI library allows any number of Tcl interpreters to be instantiated in a

25   Verilog simulation. Every interpreter is completely customizable. PLI functions initialize interpreters and define new Tcl functions that are mapped to Verilog tasks. PLI functions also start running scripts on the Tcl interpreters and pass control between Verilog and Tcl.

The Verilog tasks have access to arguments passed to the Tcl functions that invoked them, allowing information to be passed from Tcl to Verilog. The Verilog tasks also have the ability to control the return values of their Tcl counterparts, allowing information to be passed from Verilog to Tcl. PLI routines are also

5 provided that allow direct sharing of information between Tcl and Verilog, as well as between different Tcl interpreters.

Interaction between Verilog and Tcl

At the core of the TCL_PLI library are four PLI functions: $tclInit, $tclExec, $tclGetArgs, and $tclClose.

10

- $tclInit creates and initializes a new Tcl interpreter. It defines the new Tcl functions that are used to invoke Verilog tasks, maps them to specific tasks, and defines how many arguments they take.

15 - $tclExec passes control from Verilog to the Tcl server. It launches a new script or resumes execution of a script that was stalled when the interpreter encountered a function that was mapped to a Verilog task. $tclExec returns under one of three conditions: when an error occurs, when the script ends, or when a function is encountered that is mapped to a Verilog task.

20

- $tclGetArgs accesses the argument values that were passed to an extended Tcl function.

- $tclClose destroys a Tcl interpreter and frees the resources with which it is

25 associated.

The following code segment (Table A) shows how an interpreter is created and initialized in Verilog. The interpreter has three extended Tcl commands (b_write, b_read and b_wait_irq) that are mapped to Verilog tasks. These commands

allow scripts running on the interpreter to write data on a bus, read data from a bus, or wait for an interrupt to occur on the bus.

Table A

5

```
1  parameter
2   BUS_WRITE       = 1,
3   BUS_READ        = 2,
4   BUS_WAIT_IRQ    = 3;
5  initial
6   begin: processor_model
7   integer tcl_handle,
8    tcl_command, tcl_return_value;
9    // Initialize interpreter that
10   // knows about the three
11   // extended Tcl commands:
12   tcl_handle = $tclInit (
13    "processor", tcl_command,
14    tcl_return_value,
15    "b_write",   BUS_WRITE,     2,
16    "b_read",    BUS_READ,      1,
17    "b_wait_irq",BUS_WAIT_IRQ,  0
18    );
19   if (tcl_handle == 0)
20    begin
21    $display ("Init error.");
22    $finish;
23    end
```

On lines 1 to 4, three integer parameters are defined that represent the three extended Tcl commands in Verilog. Lines 7 and 8 define three variables that are used to communicate between Verilog and Tcl. tcl_handle stores the handle of

this interpreter. Each interpreter has a unique handle. It is returned by the $tclInit PLI function and is used by all other TCL_PLI functions to identify the interpreter that is being addressed. tcl_command is used by TCL_PLI to indicate to Verilog which extended Tcl function had been encountered while executing the

5   script. It also indicates the completion status of the Tcl script when execution of the script ends. tcl_return_value is used by Verilog to communicate the return values of tasks back to the calling Tcl functions.

On lines 12 to 18, the call to $tclInit initializes the interpreter. It identifies the

10   variables tcl_command and tcl_return_value to TCL_PLI. It also defines the extended Tcl functions b_write, b_read and b_wait_irq. $tclInit associates an integer value with each extended Tcl function and stores the number of arguments that each extended Tcl function should expect. $tclInit can take a variable number of arguments to allow definition of any number of extended Tcl

15   functions.

The return value of $tclInit contains the handle of the newly created Tcl interpreter. If the value is zero, this is an indication that an error occurred while creating and initializing the interpreter. The test on line 19 confirms that the call

20   to $tclInit completed successfully.

The following code segment (Table B) indicates how a script is executed on a Tcl interpreter and how control is passed between Verilog and Tcl.

25   **Table B**

```
24    while ($tclExec (tcl_handle,
25     "example.tcl"))
26    begin
30    27    tcl_return_value = 0;
```

8

```
28    case (tcl_command)
29      BUS_WRITE:
30        bus_write (tcl_handle);
31      BUS_READ:
32        bus_read (tcl_handle,
33          tcl_return_value);
34      BUS_WAIT_IRQ:
35        bus_wait_irq;
36      endcase
37    end // while
38    if (tcl_command != 0)
39      begin
40      $display (
41        "Error in Tcl script!");
42      $finish;
43      end
44    $tclClose (tcl_handle);
45    end // processor_model
```

When $tclExec is encountered the first time (line 24), the Tcl server is idle. This is an indication that it should start executing the script "example.tcl". As mentioned earlier, $tclExec returns under one of three conditions: if an error occurs, if the script ends, or if an extended Tcl function is encountered. A non-zero return value indicates that an extended Tcl function had been encountered. A return value of 0 indicates that the script has ended or that an error occurred. In the case where an extended Tcl function is encountered, the Tcl interpreter stalls until the next call to $tclExec informs it that the Verilog task has been executed.

The while loop (lines 24 to 37) continues looping as long as the return value of $tclExec remains positive. This means that the simulator continues executing

Verilog tasks as they are encountered in the Tcl script that is being executed. If $tclExec is called when the Tcl server is not idle, it assumes that execution of the current script should continue. $tclExec checks that the script name passed to it matches the name of the script being executed and returns an error value if this

5   is not the case.

Not all Verilog tasks have meaningful return values. Therefore, tcl_return_value is initialized to zero to ensure that an undefined value is not eventually returned to the Tcl interpreter (line 27).

10

Whenever $tclExec returns a non-zero value, the tcl_command variable contains the integer value corresponding to the extended Tcl function that was encountered in the script. The case statement on line 28 calls the Verilog task associated with this Tcl function.

15

Once the Verilog task completes, the while loop continues with another call to $tclExec. $tclExec again returns when it encounters an extended Tcl command, reaches the end of the script, or encounters an error. The result is that the while loop causes the whole Tcl script to be executed, and Verilog tasks are called in

20   the order determined by the execution of the Tcl script.

When the while loop terminates, it is appropriate to check that no error occurred (line 38). When $tclExec returns zero (causing the while loop to terminate), the tcl_command variable contains an exit code indicating either normal termination

25   (end of script reached) or abnormal termination (due to an error in the script).

At this point, the Tcl interpreter can be deleted if it is no longer required (line 44). It should be noted that the same interpreter can be used repeatedly. Scripts can also be run on the interpreter from different points in the Verilog code. TCL_PLI

30   generates an error if an attempt is made to run multiple scripts on one interpreter

simultaneously. Interpreter state information (such as variable values and procedure definitions) is preserved until the interpreter is destroyed through a call to $tclClose.

5   The following code segment (Table C) shows the definition of the Verilog tasks that are called under control of the Tcl interpreter.

Table C

```
49 task bus_write;
50   input [31:0] tcl_handle;
51   integer address, data;
52    begin
53    $tclGetArgs (tcl_handle,
54     address,  "i",
55     data,     "i"
56    );
57    // Simulate the write cycle
58    // on the bus
59    end
60
61 task bus_read;
62 input [31:0] tcl_handle;
63 output [31:0] data;
64 integer address;
65  begin
66 $tclGetArgs (tcl_handle,
67   address, "i"
68  );
69 // Simulate the read cycle
70 // on the bus
71  data = data_read_from_bus;
```

11

```
72  end
73
74  task bus_wait_irq;
75  begin
76  @(bus_irq);
77  end
```

A Verilog task can gain access to the arguments of the Tcl function by which it is invoked. For this purpose, the handle of the interpreter is passed to these tasks (line 50). A call to $tclGetArgs is used to transfer this information from Tcl to Verilog (line 53). $tclGetArgs can handle integer or string arguments, and performs the appropriate conversions.

The bus_read Verilog task illustrates how the return value of a Tcl function is set up in the Verilog task (lines 71 and 33). TCL_PLI assumes that the return value is an integer. The bus_wait_irq task illustrates a simple case where the Tcl interpreter can be stalled while waiting for an event in the simulation (line 76).

The following (Table D) is a sample Tcl script that can be run in the Verilog example shown above. It illustrates how the execution order of the Verilog tasks are completely controlled from Tcl. In essence, the Tcl script is in complete control of the simulation in the same way that software controls the hardware on which it is run.

Table D

```
1 # Write to a register, wait
2 # for an interrupt and read back
3 # a cause:
4 puts "$::vname @ $::vtime: \
```

12

```
 5  Writing 0xaa to address 0x05:"
 6 b_write 0x05 0xaa
 7 puts "$::vname @ $::vtime: \
 8  Waiting for interrupt..."
 9 b_wait_irq
10 puts "$::vname @ $::vtime: \
11  Interrupt received"
12 puts [format "Address 0x05 now \
13  contains %x" [b_read 0x05]]
14
15 # Write to another register,
16 # then poll until bit 1 changes:
17 puts "$::vname @ $::vtime: \
18  Writing 0xff to address 0x0a:"
19 b_write 0x0a 0xff
20 set bit_1 0x0
21 while {$bit_1} {
22  # Read 0x0a and check the LSB:
23  set bit_1 \
24   [expr [b_read 0x0a] && 0x01]
25  puts "$::vname @ $::vtime: \
26   Bit 1 value is $bit_1"
27  }
28 puts "$::vname @ $::vtime: \
29  Value changed!"
```

The variables vname and vtime are defined by the TCL_PLI library. vname contains the name of the interpreter (passed as the very first argument to $tclInit). It is useful to determine the source of a message. vtime contains the current simulation time, which is very useful for tracing simulator messages back into waveforms.

Behind the scenes

As mentioned previously, the Tcl interpreter is run on a separate thread from the Verilog simulation. A call to $tclInit causes a secondary thread to be created, on which the Tcl server runs. The Tcl server creates and initializes a new Tcl interpreter, and then enters a loop in which it waits for and executes commands received from the PLI functions.

The following C code segment (Table E) is a simplified version of the command loop in the Tcl server.

Table E

```
1 /* Wait for and service requests
2    to run scripts */
3 runServer = 1;
4 while (runServer)
5 {
6 /* Pass control to the Verilog
7    thread */
8 sem_post (&t->t2v);
9 /* Wait for an instruction from
10    the Verilog thread */
11 sem_wait (&t->v2t);
12 switch (t->serverCommand)
13 {
14 case TC_RUNSCRIPT:
15   t->serverStatus =
16     tclServer_runScript (t);
17   break;
18 case TC_CLOSE:
```

14

```
19    runServer = 0;
20    t->serverStatus = TS_DONE;
21    break;
22  case TC_ADDCOMMAND:
23    /* Add new commands to
24       interpreter */
25    break;
26  case TC_LINKVARS:
27    /* Link with Verilog
28       variables */
29    break;
30  case TC_SHAREVARS:
31    /* Link with variables from
32       other interp */
33  }
34  }
```

Once the Tcl server is initialized, it enters the command loop and immediately posts the t2v semaphore to the PLI to indicate that it is ready to accept a command. It then waits for the v2t semaphore. Upon receipt of the v2t semaphore, it examines the serverCommand member of its defining structure to determine what command was issued and executes the command. When the command is completed, the loop starts again.

On the Verilog thread, a PLI function sends a command to the Tcl server by setting up the serverCommand member of the server's defining structure and then posts the v2t semaphore. The PLI function then waits for the t2v semaphore as an indicator that control is being passed back to Verilog.

The following sequence takes place if the Tcl script in the previous example is executed:

- When $tclExec is called from the Verilog simulation the first time (Tcl server is idle), it instructs the Tcl server to start executing the script, and then waits for the t2v semaphore. The Tcl server executes lines 1 through 5 of the script. When it reaches line 6, which contains the extended command b_write, it calls the function tclServer_verilogCall. This function is called for all extended commands that are mapped to Verilog tasks. tclServer_verilogCall saves the relevant information in its defining structure, posts the t2v semaphore, and then waits for the v2t semaphore.

- When $tclExec receives the t2v semaphore, it synchronizes linked variables and returns to Verilog. This allows the simulator to enter the while loop in which it executes the tasks associated with extended Tcl functions (lines 24 to 37 of the Verilog example). When the task associated with b_write completes, $tclExec is again called. This time the Tcl server is not idle, so $tclExec assumes that execution of the script should resume. It synchronizes linked variables, posts the v2t semaphore, and waits for the t2v semaphore.

- tclServer_verilogCall receives the v2t semaphore and returns, allowing execution of the Tcl script to continue. This process repeats itself until the script completes. When this happens, the Tcl server indicates this to the PLI when posting the t2v semaphore. This time, when $tclExec returns, the Verilog while loop terminates.

The following C code segment (Table F) shows a simplified version of tclServer_verilogCall, the function that is called by the Tcl interpreter when it encounters an extended command.

Table F

16

```
1  int tclServer_verilogCall (...)
2  {
3  /* Store the command value for
4     the Verilog thread */
5  t->commandValue =
6    command->value;
7  /* Store the argument array
8     and count in the interpreter
9     struct to make it accessible
10    to tclGetArgs: */
11 t->argc = argc;
12 t->argv = argv;
13 /* Semaphore verilog */
14 sem_post (&t->t2v);
15 /* At this point control has
16    been passed back to Verilog,
17    where the functionality is
18    being simulated.  Once done,
19    the main thread will
20    semaphore this thread to
21    continue. */
22 /* Wait for semaphore from
23    verilog */
24 sem_wait (&t->v2t);
25 /* Set up the return value */
26 sprintf (message, "%d",
27   t->retVal);
28 Tcl_SetResult (t->interp,
29   message, TCL_VOLATILE);
30 return TCL_OK;
31 }
```

It is important to note that, even though TCL_PLI is multi-threaded, and that every interpreter is run on a dedicated thread, the essential single threaded nature of Verilog simulations is maintained. Only one call to $tclExec can be reached in the Verilog simulation at any given time. The Verilog simulation stalls

5 until this call returns, which occurs when the Tcl interpreter calls tclServer_verilogCall or when the script completes. tclServer_verilogCall, on its part, only returns when the next call to $tclExec is encountered in the Verilog simulation. This means that, even though many Tcl scripts may be in the process of execution at any given moment in time, only one of them or the

10 Verilog code itself is running at that moment. All event scheduling and execution order is still under the control of the simulator.

It should also be noted that the Tcl server executes scripts in zero simulation time. Simulation time does not advance for the duration of a call to $tclExec.

15 Simulation time advances normally while the Verilog tasks invoked from Tcl are executed

The TCL_PLI library

The following discussion provides a brief overview of the PLI functions available in the EFI_PLI library. The $tclInit, $tclClose, $tclExec and $tclGetArgs PLI

20 functions have already been discussed in detail and are not listed again in this section.

$tclLinkVariables and $tclShareVariables

$tclLinkVariables allows direct sharing of variables between Verilog and Tcl. It links a list of Verilog variables with a list of Tcl variables. The TCL_PLI library

25 then automatically keeps these variables synchronized until the interpreter is deleted. $tclLinkVariables has support for integer and string variables, and can mark variables as read-only in the Tcl interpreter, meaning that they can be modified in Verilog, but not in Tcl.

18

$tclShareVariables allows direct sharing of variables between two different Tcl interpreters, without any connection to Verilog. After a call to $tclShareVariables, the list of Tcl variables in both interpreters are automatically synchronized by the

5   TCL_PLI library, until one of the interpreters is deleted.

$tclSetMCD and $tclAddMCD

$tclSetMCD and $tclAddMCD allow the Tcl interpreter access to multi-channel descriptors in the Verilog simulation. This allows the user to redirect messages from the Tcl interpreter into log files that also record messages directly from the

10   simulation, which is critical for preserving the order in which messages were generated. Any Verilog multi-channel descriptor can be associated with a Tcl interpreter. If an interpreter has an associated MCD, its built-in puts command is modified, causing all output to stdout to be redirected to the multi-channel descriptor. This makes it very easy to open a log file and set up an MCD that

15   causes all messages from the simulation (both from Verilog and Tcl) to be printed to stdout, as well as being recorded in a log file.

$tclSetErrorReg

$tclSetErrorReg allows the user to identify one register in the Verilog simulation that is linked to any error occurring in any interpreter or in TCL_PLI. If any error

20   occurs, the value of this register is changed, allowing the simulation to react to the error immediately.

$tclWarnOnX

As with any software language, Tcl has no concept of X or Z values. The default behavior of TCL_PLI causes execution of the Tcl script to be terminated under

25   any of the following conditions:

19

If the return value of an extended Tcl function is X or Z, or if any linked variable is X or Z at a point where it is evaluated in the script.

For purposes of the preferred embodiment of the invention, this is correct and desirable behavior. In the presently preferred embodiment of the invention, X and Z values should never propagate into the software domain because software can not handle these values. However, some users of TCL_PLI do not share this opinion, and hence the existence of $tclWarnOnX. Calling $tclWarnOnX causes TCL_PLI to print a warning message under any of the previously described conditions. Execution of the script continues. If the variable in question is an integer, its Tcl value is considered to be zero. If it is a string, its Tcl value is "Zz".

Note that only a warning message is generated. In a simulation that prints many messages, this message can easily scroll off the screen before being noticed. The misinterpretation of the Verilog value in Tcl can ultimately cause all sorts of strange behavior and may cause problems the user who decides to use $tclWarnOnX.

Example: PCI_TCL

The preferred embodiment of the invention includes a module that instantiates Synopsys LMC source models for a PCI master and a PCI slave together with two Tcl interpreters. The tasks supplied with the PCI models are mapped to extended Tcl functions, allowing one to execute Tcl scripts that interact with other devices on a PCI bus. The Verilog code causes one of the Tcl interpreters to start executing a script when it senses an interrupt on the PCI bus. This allows easy modeling of interrupt service routines written in Tcl. Execution of a Tcl script can be linked to an interrupt by waiting in the Verilog code for the interrupt to occur before entering the while loop calling $tclExec.

The two interpreters in the PCI master have to compete for access to the bus. This is accomplished through a simple gating mechanism that checks whether the bus is busy before calling a task that starts a transaction on the bus. If the bus is busy, it waits for the current transaction to complete before starting the

5   new one. This arrangement models actual software behavior very well, where several processes running on a CPU have to compete for access to the PCI bus, with no guarantee on the order in which accesses takes place.

The PCI_TCL module allows both interpreters to load data files directly into the

10 LMC slave memory (in zero simulation time). Data can also be dumped from the slave memory to a file. Both interpreters can execute memory or I/O transactions on the bus. Two extended Tcl functions are used for bursting commands: the one executes the address phase of a burst while repeated calls to the other executes one data cycle per call. An encapsulating Tcl procedure takes an address, byte

15 count, and byte array and performs a corresponding burst read or write on the PCI bus by appropriately calling the underlying extended Tcl functions.

The PCI_TCL module allows extensive testing of any PCI based device without writing a single line of Verilog code for the test bench. The preferred

20 embodiment of the invention also comprises a library of Tcl procedures that simplifies tasks such as configuration of PCI devices.

TCL_PLI in practice

The TCL_PLI library has been used to verify a 600k gate design and is currently being used on two designs, both of which are larger than one million gates. All of

25 these designs are PCI based ASICs. Using the PCI_TCL module has made it possible to write elaborate scripts that interact with the device under test in very much the same way as software would interact with the real hardware.

Tcl interpreters were also used in modules that interact with other ports on the device under test. In each case, Verilog tasks were written that know how to interact with a port at a low level. The higher level behavior of the test module is then controlled by a Tcl script. This allows one to change the behavior of test

5 modules radically by running differing Tcl scripts on them.

In the presently preferred test benches, there typically is a master Tcl interpreter that controls all test modules that interact with the device under test. It determines which Tcl scripts are executed when and on what module. This

10 approach provides centralized control over an extremely configurable test bench.

Pitfalls

There are a number of pitfalls to watch out for when using the TCL_PLI library. Most important are some issues related to the simulator. The presently preferred embodiment of the invention comprises use of the TCL_PLI library with

15 Synopsys' VCS simulator. With VCS version 4.0.3 it was necessary to compile through C code. VCS allows compilation through C, assembler, or directly to object code. Compilation through C is the slowest, but Synopsys advises to compile through C if using multi-threaded PLI. Not doing this causes immediate core dumps, even when the TCL_PLI library is linked in, but not used. The

20 presently preferred embodiment of the invention comprises VCS version 5.0.1. This version does allow one to compile directly to assembler or object code. It should also be mentioned that, other than the penalty of slower compile times, VCS 4.0.3 works perfectly well with TCL_PLI.

25 Following is a list of compile time options for VCS that are needed when using the TCL_PLI library:

- -Xstrict: Prevents VCS from using resources that are used by the multi-threading library.

- -lpthread –lposix4: Link with the Posix threading support libraries.

TCL_PLI has also been used with Cadence Verilog-XL version 2.5.

One of the most common problems encountered by first-time users, is that they forget to assign a default value for the return value register in the while loop that executes the Tcl script. TCL_PLI has no way to distinguish whether a return value is used, and always complains if a return value is X or Z. Therefore, a default value should always be assigned. A problem that was anticipated, but that is not encountered frequently, is with Tcl bugs in long running simulations. Because Tcl is an interpreted language, a syntax error is only detected when the interpreter encounters the statement that contains the error. There were concerns that a simulation could start off that would run very long, only to have it die near the end due to a bug in the Tcl script. The way that this problem is presently managed is to develop scripts incrementally, thereby ensuring that long-running simulations are performed with proven Tcl code.

Conclusion

The preferred embodiment of the invention significantly reduces time spent recompiling test benches. Test benches are a simpler, and consist of modular, reusable modules that are easy to maintain. New tests are implemented in new, separate scripts, eliminating the problem where addition of new tests causes existing tests to break.

The Tcl scripts themselves are often reusable. When module level testing is performed, functionality between Tcl and Verilog is partitioned such that the Tcl scripts are reusable in system level testing. As an example, a Tcl interpreter interacting with a module uses extended Tcl functions that take the same arguments and return values as matching functions in the PCI_TCL module,

23

even though it is not interacting with a PCI bus. This way, the scripts that are developed for testing the module can be rerun without modification in system level tests.

5   In one use of the invention, it was possible to reuse a complicated Tcl script written for a project that was cancelled. The module was initially written to test a memory controller by performing random reads and writes and automatically verifying data integrity. When it was later necessary to design logic that had to access system memory through a PCI bus, the script was reused without

10 modification.

Another embodiment of the invention allows the porting of Tcl scripts to real hardware. This enables a verification suite to run on ASICs when they return from the foundry.

15

Although the invention is described herein with reference to the preferred embodiment, one skilled in the art will readily appreciate that other applications may be substituted for those set forth herein without departing from the spirit and scope of the present invention. Accordingly, the invention should only be limited

20 by the Claims included below.

CLAIMS

1.   A method for providing a reusable, run time configurable design test
bench, the method comprising:

partitioning functionality of a test bench between a design verification
engine and a scripting language;

implementing a library of one or more scripted routines that allow one or
more interpreters to be instantiated in one or more verification engine test
benches, wherein said library allows one or more interpreters to be instantiated
in a verification engine simulation;

said one or more interpreters interacting with said simulation to cause
tasks to be executed in said simulation, wherein said simulation starts up an
interpreter and instructs it to run a script;

said interpreter passing control back to said verification engine so that
said task can be executed when said interpreter encounters a function that is
mapped to a certain verification task; and

resuming execution of said one or more scripted routines after executing
said task.

2.   The method of Claim 1, said method further comprising:

passing control between said verification engine and said one or more
scripted routines through function calls on either side;

wherein said verification engine controls when said one or more
interpreters are invoked; and

wherein said one or more interpreters cause verification engine tasks to
be executed while retaining a state of said one or more interpreters, wherein said
one or more interpreters resume execution of said script after said verification
engine task is completed.

3.   The method of Claim 1, wherein said one ore more interpreters comprise
a Tcl server that runs on a separate thread from said simulation.

4. The method of Claim 1, wherein said verification engine is a Verilog engine.

5. 5. The method of Claim 1, said method further comprising:

synchronizing said simulation and said one or more interpreters via one or more semaphores;

wherein control is passed freely between said verification engine and said one or more interpreters.

10

6. The method of Claim 1, said method further comprising:

providing a verification engine module for determining when said one or more interpreters are invoked; and

causing verification engine tasks to be executed with said one or more

15 interpreters.

7. The method of Claim 6, wherein a function call executes a script, a coded function call executes a verification engine task, and a function call resumes script execution.

20

8. The method of Claim 1, wherein one or more verification engine tasks have access to arguments passed to said one or more interpreter functions that invoked said task, wherein information is passed from said one or more interpreters to said verification engine.

25

9. The method of Claim 1, wherein said one or more verification engine tasks control return values of their one or more interpreter counterparts, wherein information is passed from said verification engine to said one or more interpreters.

30

26

10. The method of Claim 1, said method further comprising:

providing one or more routines for direct sharing of information between any of said one or more interpreters and said verification engine, and between different interpreters.

5

11. The method of Claim 1, wherein said library comprises a TCL_PLI library.

12. The method of Claim 11, wherein said TCL_PLI library comprises any of the following PLI functions: $tclInit, $tclExec, $tclGetArgs, and $tclClose.

10

13. The method of Claim 12, wherein said $tclInit function creates and initializes a new Tcl interpreter, defines new Tcl functions that are used to invoke Verilog tasks, maps said functions to specific tasks, and defines how many arguments said functions take.

15

14. The method of Claim 12, wherein said $tclExec function passes control from Verilog to a Tcl server, launches a new script, or resumes execution of a script that was stalled when an interpreter encountered a function that was mapped to a Verilog task.

20

15. The method of Claim 14, wherein said $tclExec function returns under one of the following conditions: when an error occurs, when a script ends, or when a function is encountered that is mapped to a Verilog task.

25   16. The method of Claim 12, wherein said $tclGetArgs function accesses argument values that were passed to an extended Tcl function.

17. The method of Claim 12, wherein said $tclClose function destroys a Tcl interpreter and frees resources with which it is associated.

30

18.   The method of Claim 11, said TCL_PLI library further comprising:

a $tclLinkVariables function for allowing direct sharing of variables between Verilog and Tcl and linking a list of Verilog variables with a list of Tcl variables;

5   wherein said TCL_PLI library then automatically keeps these variables synchronized until an interpreter is deleted;

wherein said $tclLinkVariables function supports integer and string variables, and can mark variables as read-only in said Tcl interpreter;

wherein said $tclShareVariables function allows direct sharing of variables

10   between two different Tcl interpreters, without any connection to Verilog; and

wherein, after a call to said $tclShareVariables function, a list of Tcl variables in both interpreters is automatically synchronized by a TCL_PLI library, until one of said interpreters is deleted.

15   19.   The method of Claim 11, said TCL_PLI library further comprising:

a $tclSetMCD function; and

a $tclAddMCD function;

wherein said $tclSetMCD function, and a $tclAddMCD function allow a Tcl interpreter access to multi-channel descriptors in a Verilog simulation and,

20   thereby, allow a user to redirect messages from a Tcl interpreter into log files that also record messages directly from said simulation, wherein the order in which messages were generated is preserved.

20.   The method of Claim 11, said TCL_PLI library further comprising:

25   a $tclSetErrorReg function for allowing a user to identify one register in a Verilog simulation that is linked to any error occurring in any interpreter or in TCL_PLI;

wherein, if any error occurs, a value of said register is changed, thereby allowing said simulation to react to said error immediately.

30

21.   The method of Claim 11, said TCL_PLI library further comprising:

a $tclWarnOnX function for causing TCL_PLI to print a warning message under a predefined conditions;

wherein execution of said one or more scripts continues.

5

22.   The method of Claim 1, said method further comprising:

providing a module that instantiates Synopsys LMC source models for a PCI master and a PCI slave together with at least one Tcl interpreter.

10   23.   The method of Claim 21, wherein tasks supplied with PCI models are mapped to extended Tcl functions, allowing execution of Tcl scripts that interact with other devices on a PCI bus.

24.   The method of Claim 21, wherein Verilog code causes one of said Tcl

15   interpreters to start executing a script when it senses an interrupt on a PCI bus.

25.   The method of Claim 21, said method further comprising:

checking whether a PCI bus is busy before calling a task that starts a transaction on said bus; and

20   if said bus is busy, waiting for the current transaction to complete before starting a new transaction.

26.   The method of Claim 21, said method further comprising:

providing a PCI_TCL module for extensive testing of any PCI based

25   device without writing a single line of Verilog code for said test bench.

27.   The method of Claim 21, said method further comprising:

providing a library of Tcl procedures that simplifies tasks.

28.   The method of Claim 21, wherein functionality between Tcl and Verilog is partitioned such that said scripts are reusable in system level testing.

29.   The method of Claim 21, said method further comprising:

5   providing a porting of Tcl scripts to real hardware; and

running a verification suite on ASICs when they return from a foundry.

30.   An apparatus for providing a reusable, run time configurable design test bench, comprising:

10   a design verification engine; and

a scripting language;

wherein functionality of a test bench is partitioned between said design verification engine and said scripting language.

15   31.   The apparatus of Claim 29, further comprising:

a verification engine simulation;

one or more interpreters;

a library of one or more scripted routines that allow said one or more interpreters to be instantiated in one or more verification engine test benches;

20   wherein said library allows one or more interpreters to be instantiated in said verification engine simulation;

said one or more interpreters interacting with said simulation to cause tasks to be executed in said simulation, wherein said simulation starts up an interpreter and instructs it to run a script;

25   wherein said interpreter passes control back to said verification engine so that said task can be executed when said interpreter encounters a function that is mapped to a certain verification task; and

a mechanism for resuming execution of said one or more scripted routines after executing said task.

30

32.   The apparatus of Claim 29, further comprising:

a module for passing control between said verification engine and said one or more scripted routines through function calls on either side;

wherein said verification engine controls when said one or more interpreters are invoked; and

wherein said one or more interpreters cause verification engine tasks to be executed while retaining a state of said one or more interpreters, wherein said one or more interpreters resume execution of said script after said verification engine task is completed.

33.   The apparatus of Claim 29, wherein said one ore more interpreters comprise a Tcl server that runs on a separate thread from said simulation.

34.   The apparatus of Claim 29, wherein said verification engine is a Verilog engine.

35.   The apparatus of Claim 29, further comprising:

one or more semaphores for synchronizing said simulation and said one or more interpreters;

wherein control is passed freely between said verification engine and said one or more interpreters.

36.   The apparatus of Claim 29, further comprising:

a verification engine module for determining when said one or more interpreters are invoked; and

a module for causing verification engine tasks to be executed with said one or more interpreters.

37.   The apparatus of Claim 35, further comprising:

a first function call for executing a script;

a coded function call for executing a verification engine task; and

3 1

45.   The apparatus of Claim 39, wherein said $tclClose function destroys a Tcl interpreter and frees resources with which it is associated.

46.   The apparatus of Claim 38, said TCL_PLI library further comprising:

5   a $tclLinkVariables function for allowing direct sharing of variables between Verilog and Tcl and linking a list of Verilog variables with a list of Tcl variables;

wherein said TCL_PLI library then automatically keeps these variables synchronized until an interpreter is deleted;

10   wherein said $tclLinkVariables function supports integer and string variables, and can mark variables as read-only in said Tcl interpreter;

wherein said $tclShareVariables function allows direct sharing of variables between two different Tcl interpreters, without any connection to Verilog; and

wherein, after a call to said $tclShareVariables function, a list of Tcl

15   variables in both interpreters is automatically synchronized by a TCL_PLI library, until one of said interpreters is deleted.

47.   The apparatus of Claim 38, said TCL_PLI library further comprising:

a $tclSetMCD function; and

20   a $tclAddMCD function;

wherein said $tclSetMCD function, and a $tclAddMCD function allow a Tcl interpreter access to multi-channel descriptors in a Verilog simulation and, thereby, allow a user to redirect messages from a Tcl interpreter into log files that also record messages directly from said simulation, wherein the order in which

25   messages were generated is preserved.

48.   The apparatus of Claim 38, said TCL_PLI library further comprising:

a $tclSetErrorReg function for allowing a user to identify one register in a Verilog simulation that is linked to any error occurring in any interpreter or in

30   TCL_PLI;

33

wherein, if any error occurs, a value of said register is changed, thereby allowing said simulation to react to said error immediately.

49.   The apparatus of Claim 38, said TCL_PLI library further comprising:

a $tclWarnOnX function for causing TCL_PLI to print a warning message under a predefined conditions;

wherein execution of said one or more scripts continues.

50.   The apparatus of Claim 29, further comprising:

a module that instantiates Synopsys LMC source models for a PCI master and a PCI slave together with at least one Tcl interpreter.

51.   The apparatus of Claim 49, further comprising:

a PCI_TCL module for extensive testing of any PCI based device without writing a single line of Verilog code for said test bench.

52.   The apparatus of Claim 49, further comprising:

a library of Tcl procedures that simplifies tasks.

53.   The apparatus of Claim 49, further comprising:

a porting of Tcl scripts to real hardware; and

a verification suite for running on ASICs when they return from a foundry.

TCL_PLI, a Framework for Reusable, Run Time Configurable Test Benches

5

ABSTRACT

10 A scripting approach to managing the test bench complexity issue is provided. Partitioning the functionality of a test bench between Verilog and a scripting language allows for a significant reduction in compile times during ASIC verification. If done correctly, partitioning also offers great potential for re-use of test bench components. The Tcl language was chosen as a basis for 15 implementing a library of PLI routines that allow fully customizable interpreters to be instantiated in Verilog test benches. This library allows multiple Tcl interpreters to be instantiated in a Verilog simulation. The Tcl interpreters can interact with the simulation and cause tasks to be executed in the Verilog simulation. It has been found the TCL_PLI library is extremely valuable in 20 speeding up verification efforts on multi-million gate ASICs.

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name;

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

TCL_PLI, a Framework for Reusable, Run Time Configurable Test Benches

the specification of which (check one) X is attached hereto, or ___ was filed on _____ as
Application Serial No. _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

===

I hereby claim foreign priority benefits under Title 35, United Sates Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)   Priority Claimed
                                                                          Yes   No
                                                                         ____   ____

_____

Number   Country   Day/Month/Year Filed

_____   ____   ____

Number   Country   Day/Month/Year Filed

===

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

> MICHAEL A. GLENN, Reg. No. 30,176
> DONALD M. HENDRICKS, Reg. No. 40,355
> JAMES L. ETHERIDGE, Reg. No. 37,614
> KIRK D. WONG, REG. NO. 43,284
> EARLE W. JENNINGS, Reg. No. 44,804
> CHRISTOPHER PEIL, Reg. No. 45,005

SEND CORRESPONDENCE TO:

> MICHAEL A. GLENN, 3475 Edison Way, Ste. L, Menlo Park, CA 94025

===

I hereby claim the benefit under Title 35, United States code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Ser. No.	Filing Date	Status: Patented, Pending, Abandoned

==

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor:_____STEPHAN VOGES_____

Inventor's signature _____ _____
                                                                                                        Date

Residence _____

Post Office Address ___Same_____

Citizenship _____

Full name of second inventor: __MARK ANDREWS_____

Inventor's signature _____ _____
                                                                                                        Date

Residence _____

Post Office Address ___Same_____

Citizenship _____